(mobo import Concept___Event_For_Confident-migrated) |
(mobo import Concept___Events_With_Academic_Fields-migrated) |
||
| Line 3: | Line 3: | ||
|Title=6th IEEE Symposium on Application Specific Processors | |Title=6th IEEE Symposium on Application Specific Processors | ||
|Type=Conference | |Type=Conference | ||
| − | |||
|Homepage=www.sasp-conference.org | |Homepage=www.sasp-conference.org | ||
|City=Anaheim | |City=Anaheim | ||
| Line 18: | Line 17: | ||
|Start Date=2008/06/08 | |Start Date=2008/06/08 | ||
|End Date=2008/06/09 | |End Date=2008/06/09 | ||
| + | |Academic Field=Embedded Systems | ||
}} | }} | ||
<pre> | <pre> | ||
Revision as of 13:57, 24 August 2022
Dramatic embedded systems volumes and associated market segments force a reevaluation of the best way to satisfy the possibly conflicting demands placed on processor designs. Domain-specific embedded processors, such as network, automotive, cellular and others, present interesting architectural refinements, albeit at the cost of splintering the embedded processor market. Reprogrammable and/or reconfigurable embedded processors provide an alternative approach, capable of delivering single, fixed-silicon architectures, thus amortizing design and manufacturing costs across large volumes, yet necessitating an answer to the challenge of effective customization of embedded processors. The symposium explores (micro)architectural design approaches and trade-offs and compiler technologies, for both domain-specific and customizable embedded processors. The symposium aims at generating a forum wherein challenges and solutions will be explored, discussed and compared.
This CfP was obtained from WikiCFP
