(mobo import Concept___Events_With_Academic_Fields-migrated) |
Curator 91 (talk | contribs) |
||
| Line 2: | Line 2: | ||
|Acronym=GLSVLSI 2009 | |Acronym=GLSVLSI 2009 | ||
|Title=Great Lakes Symposium on VLSI 2009 | |Title=Great Lakes Symposium on VLSI 2009 | ||
| + | |Single Day Event=no | ||
| + | |Start Date=2009/05/10 | ||
| + | |End Date=2009/05/12 | ||
| + | |Academic Field=Very Large-Scale Integration | ||
|Type=Conference | |Type=Conference | ||
|Homepage=www.glsvlsi.org | |Homepage=www.glsvlsi.org | ||
| Line 13: | Line 17: | ||
|pageEditor=User:Curator 89 | |pageEditor=User:Curator 89 | ||
|contributionType=1 | |contributionType=1 | ||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| − | |||
The 19th edition of GLSVLSI will be held in Boston, Massachusetts. Original, unpublished papers, describing research in the general area of VLSI are solicited. Both theoretical and experimental research results are welcome. Proceedings will be published electronically and will be accessed by ACM Digital library. | The 19th edition of GLSVLSI will be held in Boston, Massachusetts. Original, unpublished papers, describing research in the general area of VLSI are solicited. Both theoretical and experimental research results are welcome. Proceedings will be published electronically and will be accessed by ACM Digital library. | ||
==Program Tracks== | ==Program Tracks== | ||
| − | * VLSI Design: design of ASICs, microprocessors/micro-architectures, embedded processors, analog/digital/mixed-signal systems, NoC, interconnects, memories, and FPGAs. | + | *VLSI Design: design of ASICs, microprocessors/micro-architectures, embedded processors, analog/digital/mixed-signal systems, NoC, interconnects, memories, and FPGAs. |
| − | * VLSI Circuits: analog/digital/mixed-signal circuits, RF and communication circuits, chaos/neural/fuzzy-logic circuits, high-speed/low-power circuits. | + | *VLSI Circuits: analog/digital/mixed-signal circuits, RF and communication circuits, chaos/neural/fuzzy-logic circuits, high-speed/low-power circuits. |
| − | * Computer-Aided Design (CAD): hardware/software co-design, logic and behavioral synthesis, logic mapping, simulation and formal verification, layout (partitioning, placement, routing, floorplanning, compaction), algorithms and complexity analysis. | + | *Computer-Aided Design (CAD): hardware/software co-design, logic and behavioral synthesis, logic mapping, simulation and formal verification, layout (partitioning, placement, routing, floorplanning, compaction), algorithms and complexity analysis. |
| − | * Low Power and Power Aware Design: circuits, micro-architectural techniques, thermal estimation and optimization, power estimation methodologies, and CAD tools. | + | *Low Power and Power Aware Design: circuits, micro-architectural techniques, thermal estimation and optimization, power estimation methodologies, and CAD tools. |
| − | * Testing, Reliability, Fault-Tolerance: digital/analog/mixed-signal testing, design for testability and reliability, online testing techniques, static and dynamic defect- and fault-recoverability, and variation-aware design. | + | *Testing, Reliability, Fault-Tolerance: digital/analog/mixed-signal testing, design for testability and reliability, online testing techniques, static and dynamic defect- and fault-recoverability, and variation-aware design. |
| − | * Emerging Technologies: nanotechnology, molecular electronics, quantum devices, biologically-inspired computing, CNT, SET, RTD, QCA, VLSI aspects of sensor and sensor network, and CAD tools for emerging technology devices and circuits. | + | *Emerging Technologies: nanotechnology, molecular electronics, quantum devices, biologically-inspired computing, CNT, SET, RTD, QCA, VLSI aspects of sensor and sensor network, and CAD tools for emerging technology devices and circuits. |
| − | * Post-CMOS VLSI: evolutionary computing, optical computing, quantum computing, reversible logic, spin-based computing, biological computation, nanotechnology, molecular electronics, quantum devices, biologically-inspired computing. Emphasis should be on the analysis, novel circuits and architectures, modeling, CAD tools, and design methodologies. | + | *Post-CMOS VLSI: evolutionary computing, optical computing, quantum computing, reversible logic, spin-based computing, biological computation, nanotechnology, molecular electronics, quantum devices, biologically-inspired computing. Emphasis should be on the analysis, novel circuits and architectures, modeling, CAD tools, and design methodologies. |
==Information== | ==Information== | ||
| − | * Paper Submission Deadline: November 30th, 2008. | + | *Paper Submission Deadline: November 30th, 2008. |
| − | * Special Session Proposals Deadline: December 20th, 2008. | + | *Special Session Proposals Deadline: December 20th, 2008. |
| − | * GLSVLSI 2009 Submission Site: | + | *GLSVLSI 2009 Submission Site: |
| − | * OPENING SOON Acceptance Notification: February 5th, 2009. | + | *OPENING SOON Acceptance Notification: February 5th, 2009. |
| − | * Camera-Ready Paper Due: March 3rd, 2009. | + | *Camera-Ready Paper Due: March 3rd, 2009. |
Paper Submission: Authors are invited to submit full-length (6 pages maximum), original, unpublished papers along with an abstract of at most 200 words. To enable blind review, the author list should be omitted from the main document. Previously published papers or papers currently under review for other conferences/journals should not be submitted and will not be considered. Electronic submission in PDF format to the http://www.glsvlsi.org website is required. Author and contact information (name, street/mailing address, telephone, fax, e-mail) must be entered during the submission process. | Paper Submission: Authors are invited to submit full-length (6 pages maximum), original, unpublished papers along with an abstract of at most 200 words. To enable blind review, the author list should be omitted from the main document. Previously published papers or papers currently under review for other conferences/journals should not be submitted and will not be considered. Electronic submission in PDF format to the http://www.glsvlsi.org website is required. Author and contact information (name, street/mailing address, telephone, fax, e-mail) must be entered during the submission process. | ||
Revision as of 10:09, 30 August 2022
The 19th edition of GLSVLSI will be held in Boston, Massachusetts. Original, unpublished papers, describing research in the general area of VLSI are solicited. Both theoretical and experimental research results are welcome. Proceedings will be published electronically and will be accessed by ACM Digital library.
Program Tracks
- VLSI Design: design of ASICs, microprocessors/micro-architectures, embedded processors, analog/digital/mixed-signal systems, NoC, interconnects, memories, and FPGAs.
- VLSI Circuits: analog/digital/mixed-signal circuits, RF and communication circuits, chaos/neural/fuzzy-logic circuits, high-speed/low-power circuits.
- Computer-Aided Design (CAD): hardware/software co-design, logic and behavioral synthesis, logic mapping, simulation and formal verification, layout (partitioning, placement, routing, floorplanning, compaction), algorithms and complexity analysis.
- Low Power and Power Aware Design: circuits, micro-architectural techniques, thermal estimation and optimization, power estimation methodologies, and CAD tools.
- Testing, Reliability, Fault-Tolerance: digital/analog/mixed-signal testing, design for testability and reliability, online testing techniques, static and dynamic defect- and fault-recoverability, and variation-aware design.
- Emerging Technologies: nanotechnology, molecular electronics, quantum devices, biologically-inspired computing, CNT, SET, RTD, QCA, VLSI aspects of sensor and sensor network, and CAD tools for emerging technology devices and circuits.
- Post-CMOS VLSI: evolutionary computing, optical computing, quantum computing, reversible logic, spin-based computing, biological computation, nanotechnology, molecular electronics, quantum devices, biologically-inspired computing. Emphasis should be on the analysis, novel circuits and architectures, modeling, CAD tools, and design methodologies.
Information
- Paper Submission Deadline: November 30th, 2008.
- Special Session Proposals Deadline: December 20th, 2008.
- GLSVLSI 2009 Submission Site:
- OPENING SOON Acceptance Notification: February 5th, 2009.
- Camera-Ready Paper Due: March 3rd, 2009.
Paper Submission: Authors are invited to submit full-length (6 pages maximum), original, unpublished papers along with an abstract of at most 200 words. To enable blind review, the author list should be omitted from the main document. Previously published papers or papers currently under review for other conferences/journals should not be submitted and will not be considered. Electronic submission in PDF format to the http://www.glsvlsi.org website is required. Author and contact information (name, street/mailing address, telephone, fax, e-mail) must be entered during the submission process.
Paper Publication and Presenter Registration: Papers will be accepted for regular or poster presentation at the symposium. Every accepted paper MUST have at least one author registered to the symposium by the time the camera-ready paper is submitted; the author is also expected to attend the symposium and present the paper.
Paper Format: Submissions should be in camera-ready two-column format, following the ACM proceedings specifications located at: http://www.acm.org/sigs/pubs/proceed/template.html and the classification system detailed at: http://www.acm.org/class/1998/
