Lake Como, Italy
Loading map...
{"minzoom":false,"maxzoom":false,"mappingservice":"leaflet","width":"auto","height":"350px","centre":false,"title":"","label":"","icon":"","lines":[],"polygons":[],"circles":[],"rectangles":[],"copycoords":false,"static":false,"zoom":false,"defzoom":14,"layers":["OpenStreetMap"],"image layers":[],"overlays":[],"resizable":false,"fullscreen":false,"scrollwheelzoom":true,"cluster":false,"clustermaxzoom":20,"clusterzoomonclick":true,"clustermaxradius":80,"clusterspiderfy":true,"geojson":"","clicktarget":"","imageLayers":[],"locations":[{"text":"","title":"","link":"","lat":45.9917589,"lon":9.264881035005711,"icon":""}],"imageoverlays":null}
Warning: Venue is missing. The map might not show the exact location.
The 41st International Symposium on Microarchitecture is the premier forum for
presenting, discussing, and debating innovative microarchitecture ideas and techniques for advanced computing and communication systems. This symposium brings together researchers in fields related to microarchitecture, compilers, chips, and systems for technical exchange on traditional microarchitecture topics and emerging research areas. The MICRO community has enjoyed a close interaction between academic researchers and industrial designers and we aim to continue this tradition at MICRO-41. Papers are solicited in fields including (but not limited to) the following:
- Architectures and designs for concurrency: superscalar, VLIW, data parallel, multithreaded, multicore, transactional, etc.
- Compiler techniques for instruction, thread, and memory-level parallelism
- Architectures and compilers for graphics/gaming, embedded processors, DSPs, ASIPs (network, multimedia, wireless, etc.)
- Dynamic optimization, emulation, and object code translation
- Software/hardware speculation and prediction schemes
- Low and ultra-low power designs, design efficiency optimizations
- Microarchitecture support for reliability, dependability, and security
- Microarchitecture modeling and simulation methodology
- Architectures for new computing paradigms/emerging technologies
- Measurement and analysis of real systems
- Novel memory and storage architectures
- Novel interconnection fabrics, NOCs, optical, etc.
Qualitative papers: In addition to traditional papers, authors are encouraged
to submit manuscripts with more forward-looking, bold, and/or unconventional
ideas (still within the scope of MICRO). Such qualitative papers will be
evaluated more on novelty, creativity, and inherent value propositions,
andless on implementation and experimental evaluation. Nevertheless, they
should provide some indication as to the potential merits of the proposed
ideas, such as preliminary evaluations that extrapolate the potential. Both classes
of papers will be considered equally for inclusion based on overall merit.
This CfP was obtained from WikiCFP
Cookies help us deliver our services. By using our services, you agree to our use of cookies.
